
IBM Unveils Sub-1 Nanometer Nanostack Chip Architecture for AI Data Centers
IBM has introduced a sub-1 nanometer nanostack chip architecture, doubling transistor density and offering significant performance and energy efficiency gains for AI data centers. This new technology vertically stacks transistors and improves SRAM scaling, with commercial production anticipated within a decade.

















